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Abstract
In this paper, resistive random access memory (RRAM)-based crossbar arrays with the cell structure of Pt/[AlOy/HfOx]m/
TiN were fabricated by using atomic layer deposition (ALD) technique. The RRAM devices in the arrays show excellent
performances such as good uniformity and high reliability. Based on the fabricated RRAM array, a complete set of basic
logic operations including NOR and XNOR were successfully demonstrated.
Keywords: RRAM, Crossbar, Atomic layer deposition (ALD), Logic operation
Background
Resistive random access memory (RRAM) is regarded as
one of the most promising candidates for next gener-
ation non-volatile memory due to its advantages such as
low cost, fast write/read speed, low-energy consumption,
and easy 3D integration [1–4]. In addition to the most
common application as memory, RRAM can also be ap-
plied to artificial neural network [5], mixed signal com-
puting [6], and logic operation [7–10]. To perform logic
operations, the combinations of a few devices in a cross-
bar array are needed [10]. This characteristic makes it
suitable for highly compact crossbar arrays with a 4F2
cell area (F is the minimum feature size) [11]. During
logic computing process, each cell in a RRAM crossbar
array can be used as input, output, assistance, and mem-
ory at different stages [8, 10]. This computing in mem-
ory ability of the RRAM crossbar array will greatly
reduce the time and energy consumption in the data
shuttling process between the processing unit and mem-
ory [12], thus making RRAM crossbar arrays appealing
for developing beyond traditional von Neumann com-
puting architectures [8–10, 13, 14].
However, implementation of logic operations in the
RRAM crossbar array also brings challenges for RRAM
devices such as reducing device variability, improving de-
vice yield, enlarging switching endurance etc. [10, 15, 16].
Former works demonstrated that HfOx thin films with
embedded Al layers will lead to better device uniformity
[17, 18]. In this work, we use ALD technique to deposit a
uniform and ultrathin AlOy/HfOx stacked resistive layer
([AlOy/HfOx]m). The fabricated RRAM crossbar array
with structure of Pt/[AlOy/HfOx]m/TiN shows excellent
device performances such as large resistance window
(>80), uniform switching voltage, high switching endur-
ance (>107 cycles), high-disturbance immunity (>109 cy-
cles), and good retention (>105 s at 150 °C). Based on the
fabricated RRAM crossbar array, a complete set of basic
logic operations including NOR and XNOR were success-
fully demonstrated.
Methods
The structure of a single device in the fabricated RRAM
crossbar array is shown in Fig. 1a. The sputtered Ti/Pt
layers were used for adhesion and bottom electrode,
respectively. AlOy and HfOx were deposited layer by
layer using ALD (Picosun R-200, Masala, Finland) tech-
nique at 300 °C. H2O and trimethylaluminum (TMA)/
tetrakis[ethylmethylamino]hafnium (TEMAH) were used
as precursors, respectively. This process was repeated for
10 times, so the final composition of the resistive layer is
[AlOy/HfOx]m (m = 10). The total thickness of AlOy and
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HfOx layers are 3 and 2 nm, respectively. The PECVD-
deposited SiO2 layer was utilized to isolate resistive layers
of different devices. Forty-nanometer TiN top electrode
was then sputtered, followed by 100-nm Al contact layer
sputtered on TiN. Except of the ALD process for the re-
sistive layer deposition, the rest of the sample fabrication
was reported in detail in Ref. [19]. Finally, the fabricated
16 × 2 RRAM crossbar array was packaged by using chip
on board bonding method. The packaged crossbar array is
shown in Fig. 1b. Note in Fig. 1b, the left and right side
represent two crossbar arrays. The contact pads on the
left/right side are word lines, while the contact pads on
the top side are bit lines.
Electrical measurements were performed by Keysight
B1500A semiconductor parameter analyzer (Keysight
Technologies, Inc., Santa Clara, CA, USA).and Keysight





Uniformity is a major concern for logic computing. A
tight set voltage distribution will make it easier to choose
proper amplitudes of reference voltage applied on the in-
put cell and the supply voltage applied on the output cell.
Therefore, the misconduct of the output cell will be
avoided. The variation exists in the low resistance and
high resistance of the RRAM will reduce the resistance
window. With a reduced resistance window, the accuracy
of the logic operating will be reduced too. So, a uniform
resistance distribution is also important for logic oper-
ation. The typical DC I–V curves of the RRAM device are
shown in Fig. 2. A positive voltage above set voltage
(VSET) was applied to make the resistance state of RRAM
transit from high-resistance state (HRS) to low-resistance
state (LRS). During set operation, the current flow
through the device is limited to 1 mA to control the fila-
ment shape and prevent permanent breakdown. After set
transition, a negative voltage lower than reset voltage
(VRESET) was applied on the device to switch it from LRS
to HRS. The good consistency among I–V curves in cycles
1, 50, and 100 reveals excellent cycle-to-cycle switching
uniformity of RRAM devices. To investigate the device-
to-device variability of fabricated devices, set voltage and
resistance distribution of 10 randomly chosen RRAM de-
vices in a crossbar array was tested. To extract the set
voltage, a −1.9 V,100 ns voltage pulse was firstly applied
on the RRAM device to switch it to a HRS, then a set
pulse train with 100-ns width was applied. Set pulse amp-
litude increases from 0.8 V with a step voltage of 0.05 V;
after each step, a read voltage was applied to read its re-
sistance state. When the resistance is lower than a set
value (2kΩ), the set pulse amplitude increase stops and
the current voltage pulse amplitude was marked as the set
voltage. The test result is shown in Fig. 3a. A uniform set
voltage distribution range from 1.1 to 1.5 V was measured.
Fig. 1 a The fabricated RRAM device structure. b The packaged RRAM crossbar array
Fig. 2 Typical DC I–V curves of the RRAM device in first 100 cycles
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According to the measured set voltage distribution, the re-
sistance distribution was tested under 1.6 V,100 ns set
pulses and −1.9 V,100 ns reset pulses. The test result sug-
gests that despite cycle-to-cycle and device-to-device vari-
ability, RRAM devices still hold a resistance window
larger than 80, as is illustrated in Fig. 3b. The excellent
uniformity exhibited in these devices is mainly due to the
introduction of Al atoms into HfOx layers. Because the
formation and rupture of the conduction filament consists
of oxygen vacancies (VO) has been widely recognized as
the switching mechanism, while with the diffusion of Al
into HfOx layers, the formation energy of oxygen vacan-
cies will be reduced. Therefore, the device uniformity will
be improved with more controllable conduction filaments
formed steadily along Al atoms [17].
Reliability
Reliability is another major consideration to build robust
computing systems based on RRAM. RRAM devices
have to be switched for many times in the computing
process, so a good endurance behavior is important. To
test the endurance behavior, a 1.5 V,100 ns set voltage
pulse was applied on the RRAM device to make it tran-
sit from HRS to LRS, then a −1.9 V,100 ns reset pulse
was applied to change the resistance state to HRS, this
process was repeated for many times. The test result
suggests fabricated RRAM devices could switch nor-
mally after 107 consecutive switching, which is shown in
Fig. 4a. Because the doping of Al atoms in HfOx layers
will lead to lower formation energy and more control-
lable filament shape, then the conduction filament will
become more recoverable, so the endurance will be en-
hanced [20]. During logic computing, half supply voltage
is applied on the input cell, thus will cause disturbance
[10, 21]. Good disturbance immunity ensures the logic
state of the input cell will not be changed with applied
voltage disturbance. The disturbance behavior is tested
under repeated 0.8 V, 1 μs disturbance pulses. Figure 4b
shows excellent disturbance immunity of RRAM devices
for over 109 disturb cycles with different initial resist-
ance ranges from 0.1 to 1MΩ. To ensure the logic state
of the computing cell being correctly sensed, a good re-
tention behavior is needed. Excellent retention behavior
for LRS and HRS was measured for up to 105 s at the
temperature 150 °C, which is shown in Fig. 4c.
Demonstration of Logic Operations
The set containing NOR suffices as a complete logic set.
Any other logic operation can be realized through com-
binations of NOR logic. Circuit realization of NOR logic
operation is shown in Fig. 5a. Three RRAM devices were
used with two input cells marked as A and B and one
output cell marked as Y. The common bit line is serially
connected to GND through a load resistance RC. To
guarantee the logic operation works correctly, the volt-
age should fall mainly on the input cells (the cells are all
in HRS) or RC (at least one of the cells is in LRS). So,
the load resistance RC should be much smaller than
HRS while much larger than LRS. The choosing criteria
of the RC are illustrated in detail in Ref. [10]. Referring
to the measured resistance distribution shown in Fig.3b,
RC is set to 22kΩ. Word lines of A and B are connected
to reference voltage (VR) while the word line of Y is con-
nected to supply voltage (VDD). Figure 5b shows the ap-
plied pulse waveforms. VR should be smaller than VSET
to ensure the input cell state does not change; VDD
should be larger than VSET to ensure the output cell
could be switched normally from HRS to LRS. Regarding
of the SET voltage distribution, the amplitudes of VDD
and VR are set to 1.6 and 0.8 V, respectively. The nar-
rower VDD is applied in the middle of VR to make sure
the initial electrical potential of common bit line is de-
termined by the input cells, thus avoiding error oper-
ation of output device. Before the operation, the output
cell is switched to HRS (logical 0). If input cells A and B
are all in HRS, then the parallel resistance is still high.
Because RC is much smaller than VR, the electrical po-
tential of common bit line will remain close to ground
Fig. 3 a Resistance and b set voltage distribution of RRAM devices
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due to voltage dividing. Therefore, the voltage drop
across Y is approximate to supply voltage VDD, which is
higher than set voltage, leading to SET operation and
transition of the resistance state of Y to LRS (logical 1).
While for other cases, the parallel resistance of A and B
is low, so the electrical potential of common bit line will
be raised, thus reducing the voltage drop across output
cell Y, resulting in the maintenance of the resistance
state of Y. The measured resistance truth table of the
logic operation is shown in Fig. 5c. From Fig. 5c, we can
see that only when A and B are both in the HRS, then
the output cell Y is switched to LRS, which demon-
strates the NOR logic operation works correctly. To
demonstrate NOR logic computation is repeatable, we
repeated this logic operation for 10 cycles. The statistical
box plot is shown in Fig. 6. Although resistance varia-
tions exist in different resistance states, the statistical re-
sult suggests that the logic computing still functions
correctly with a sufficiently large logical window.
XNOR logic is widely used in constructing full adder
and parity check. Circuit realization of XNOR logic op-
eration is shown in Fig. 7a. Compared with circuit
realization of NOR logic, an additional assistant cell
marked as AS is used. Figure 7b shows the applied
pulse-train waveforms. Before the operation, AS and the
output cell Y are switched to HRS. The XNOR logic
Fig. 4 Reliability metrics of RRAM devices. a Endurance behavior of
RRAM devices. b Half-supply voltage disturbance behavior of RRAM
devices. c Retention behavior
Fig. 5 NOR logic operation. a Circuit realization. b Applied pulse
waveforms. c The measured resistance truth table
Fig. 6 Box plot of the measured NOR logic. Each NOR operation
with a certain input combination was repeated for 10 cycles
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operation is realized by four steps. In the first step, VR is
applied to A and VDD is applied to AS. This is a basic
imply logic, so after step 1, AS = Ā. In the second step,
VR is applied to B and VDD is applied to AS. Because AS
has already been turned to Ā in the first step, so after
step 2, AS is equal to A þ B . In the third step, VR is ap-
plied to A and B; VDD is applied to Y; this is a NOR logic
operation, so the third step realized Y ¼ Aþ B . In the
fourth step, VR is applied to A and VDD is applied to Y. Be-
cause Y has already turned to Aþ B in the third step, so
after step 4, Y is equal to A þ B þ Aþ B ¼ ABþ AB .
Therefore, after the complete pulse train was applied,
XNOR logic operation was achieved. The measured resist-
ance truth table is shown in Fig. 7c, only when A and B
are in the same resistance state, then the output cell is
turned to LRS, which demonstrated the XNOR logic
functions correctly.
Conclusions
Logic operations including NOR and XNOR were suc-
cessfully demonstrated in the ALD-fabricated RRAM
crossbar arrays. Excellent performances such as large re-
sistance window, uniform switching, and high reliability
were achieved in the cells of this ALD-fabricated RRAM
crossbar arrays, which provides opportunity for logic op-
erations in the RRAM crossbar arrays.
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